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An analog circuit which simultaneously performs radiation power and position measurement of an
IR-laser spot swavelength 1.3 mmd on a four quadrant photodiode is presented and described. Its
main features are 2 MHz-bandwidth and low noise s14 mV rmsd for a nominal working radiation
power of 2 mW. This circuit has been implemented for the detection stage of an internal IR-laser
deflection set-up, used to measure internal temperature gradients and free carrier concentration in
vertical power devices. The measurements of the previously mentioned magnitudes inside the drift
region of a 600 V PT-IGBT are presented under critical operation conditions. This circuit, however,
can also be used in other noncontact position and power radiation detection systems that require a
high bandwidth and low noise levels. Moreover, the different noise sources along the detecting
system have been identified. It is shown that the main contribution to the noise level at the
processing circuit output is basically introduced by its second stage sanalog divisord, assuring, for a
1 mm laser spot centered at the photodetector, a maximum resolution in position measurement
below 2 mm. © 2005 American Institute of Physics. fDOI: 10.1063/1.1851472gI. INTRODUCTION
Noncontact position sensing has many applications such
as machine tool alignment, position measuring, beam center-
ing, surface profiling, targeting, and guidance systems. In
general, photodetection systems can be functionally divided
in three main parts: a sensing stage, a signal adaptation stage,
and a postprocessing stage. In fact, the features of the post-
processing stage are very important, because depending on
the application requirements, the sensing system perfor-
mances should be restricted. Hence, once the detector has
already been selected, sometimes the best solution could be a
custom design of the postprocessing stage. Furthermore,
commercially available postprocessing circuits1,2 with a wide
bandwidth and low noise figure are very difficult to find,
because they are essentially used in aerospace, military, and
industrial applications where the highest bandwidth require-
ment is on the tens of kilohertz range. Moreover, in all these
application fields, they usually work in the visible range.
In this work, a postprocessing circuit developed for an
IR-radiation power and noncontact position measurement
system is presented. This system has been conceived for an
Internal IR-Laser Deflection sIIR-LDd set-up3 which is used
to perform internal temperature gradients and free-carrier
concentration measurements in vertical power devices. The
IIR-LD technique4 is based on the deflection and absorption
measurement of an IR-laser probe beam going through a
power device biased in real working conditions. Neverthe-
less, the developed post-processing circuit can be used in
other applications which require 2 MHz bandwidth and
14 mV rms output noise level.
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SYSTEM
The designed system consists of a four quadrant Germa-
nium photodiode sFQPd as a sensing device, a FQP preamp-
lifier as an adaptation stage, and the proposed postprocessing
signal circuit, as shown in Fig. 1. In the measurement pro-
cess, an IR-laser spot strikes on the FQP surface, generating
four photocurrents IQj, where the j subscript denotes the
quadrant number. Afterwards, this current signal is preampli-
fied and converted to a voltage VQj. Finally, the voltage sig-
nals concerning the sx ,yd position sVout,x ,Vout,yd and incident
radiation power sVout,Pd are obtained by the postprocessing
signal circuit.
The system bandwidth, noise level, and radiation wave-
length establish the limitations for the whole system design.
These parameters are restricted by the overall performances
and characteristics of the implemented IIR-LD set-up. The
system bandwidth must be at least 1 MHz, because the free-
carrier time response for the analysed power devices is in the
range of 1–5 ms.3 The signal-to-noise ratio sSNRd of VQj,
the noise level in position signals, and the spot diameter on
the FQP establish the resolution in position and radiation
power sensing. When the beam spot is centered on the sen-
sor, the former imposes the greatest theoretical resolution in
position sensing.5 Thus, in order to obtain a theoretical reso-
lution better than 2 mm, the SNR must be higher than
39.8 dB for a 1 mm spot diameter, which is fixed by the
IIR-LD set-up3 in the present case. By contrast, the position
signal noise fixes the achieved resolution in spot displace-
ment sensing, as discussed later on. For the same spot di-
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Downmensions, a position signal noise around 20 mV rms is re-
quired to achieve a resolution higher than 3 mm. With all
these constraints on the position sensing, a high resolution in
radiation power measurement is also obtained. Furthermore,
the sensing device must work at the used IR-laser wave-
length s1.3 mmd for a given radiation power of 2 mW.
Table I summarizes the main electrical characteristics of
the selected preamplifier sPA-PS: 4C, InAs, SMA 490181
from Judson Technologiesd. From these data, some interest-
ing restrictions over the postprocessing stage can be ex-
tracted, since the FQP sJ16QUAD-8D6-R05M from Judson
Technologiesd and preamplifier impose the electrical con-
strains to the whole system.6 First, the bandwidth has to be
higher than 1.4 MHz once the gain response versus fre-
quency has decreased 0.1 dB sBW@−0.1 dBd, in order to keep
the nominal bandwidth of the preamplifier. Secondly, the out-
put offset voltage of the preamplifier must be corrected using
an external trim circuit scompensation staged in the postpro-
cessing signal circuit. Thirdly, the postprocessing circuit in-
put impedance must be 50 V.
III. POSTPROCESSING CIRCUIT DESIGN: POSITION
AND POWER MEASUREMENT PRINCIPLE
For the chosen sensing device, Vout,x, Vout,y, and Vout,P
may be electronically obtained according to the next generic
equations:6,7
Vout,y = Av0,2
sVQ1 + VQ2d − sVQ3 + VQ4d
VQ1 + VQ2 + VQ3 + VQ4
, s1d
Vout,x = Av0,2
sVQ1 + VQ3d − sVQ2 + VQ4d
VQ1 + VQ2 + VQ3 + VQ4
, s2d
Vout,P = Av0,1sVQ1 + VQ2 + VQ3 + VQ4d , s3d
where Av0,1 and Av0,2 are generic gains; and VQ1, VQ2, VQ3,
VQ4 correspond to the postprocessing circuit input voltages.
From Vout,y and Vout,x, the sx ,yd position from the center of
FIG. 1. Block diagram of the whole position and power sensing system
showing the main variables.
TABLE I. The main performances of the four channel preamplifier.
Preamplifier Nominal Bandwidth fMHzg 1.4
Output Offset uVoltageumax fmVg ±4.5
Input Bias Current fmAg 1.2
Input Noise Voltage @ 1 KHz fnV/ ˛Hzg 6
Output Impedance fVg 50
Maximum Output Current fmAg 25
Maximum Output Voltage fVg ±2.5
Transimpedance Gain Zm fVg 134
Germanium Responsivity Re @ 1300 nm fA/mWg 600310−6loaded 22 Oct 2010 to 158.109.7.122. Redistribution subject to AIP licethe sensing device can be deduced applying Eqs. s4d and
s5d:6,7
y =
sf − gd
2
Vout,y
k8
, s4d
x =
sf − gd
2
Vout,x
k8
, s5d
where ffmmg is the IR-laser spot diameter on the FQP,
gfmmg denotes the separation gap between photodiodes, and
k8fVg is the sensitivity which takes into account the response
of the whole detection system as well as the beam diameter
displacement. From Vout,P signal, the incident radiation
power sPd can be evaluated by using the following equation:
P =
1
Zm Re Av0,1
Vout,P, s6d
where ZmfVg is the transimpedance gain associated to each
preamplifier channel and Re fA/mWg is the responsivity of
the four quadrant detector, which relates the incident radia-
tion power to photogenerated current.
According to Eqs. s1d–s3d, the block diagram for the
postprocessing circuit can be functionally designed as shown
in Fig. 2. It is analogically implemented using operational
amplifier sop ampd based adders sfirst staged and analog ar-
ithmetical divisors ssecond staged, to achieve the time re-
sponse and noise restrictions described above.
IV. FIRST STAGE DESIGN
Op amp based adders can be implemented by means of
two different topologies snoninverting and invertingd as ob-
served in Figs. 3sad and 3sbd. The output voltage equations
for the noninverting sVout,nond and inverting sVout,invd in terms
of the kth-adder input resistances sRin,kd and voltages sVin,jd
is expressed as follows:
Vout,non = s1 + RF/Rdo
k=1
N
Rin,kRS
Rin,k + RS
Vin,k, s7d
Vout,inv = − RFo
k=1
N Vin,k
Rin,k
, s8d
where RF corresponds to the op amp feedback resistor for
FIG. 2. Block diagram corresponding to the postprocessing circuit.each configuration, and RS denotes the resistance of nonin-
nse or copyright; see http://rsi.aip.org/about/rights_and_permissions
025106-3 Analog processing circuit Rev. Sci. Instrum. 76, 025106 ~2005!
Downverting op amp input. From Eqs. s7d and s8d, it can be in-
ferred that the amplifier gain is adjusted with a higher accu-
racy and precision using the inverting topology.
Subsequently, the latter has been chosen in this work.
The main problem involved in this stage is the offset
voltage. This voltage is introduced by the previous block
sinput offset voltaged and generated in the present stage. Re-
garding its electronic origin, the problem can be solved de-
signing an external trim circuit or correcting op amp nonide-
alities. Moreover, the suppression of this undesired effect
must be tackled in the design of this stage, since the offset
compensation cannot be easily performed at the second stage
output due to its nonlinear operation.
Figure 4 shows the simple schematic of the trim circuit8
used for removing the input offset voltage originated from
the FQP preamplifier. In this circuit, two voltage references
sVREFd, one positive and the other negative, are connected to
a variable resistor sRCQJd which acts as a voltage divisor,
obtaining at its output the voltage VCQJ. VCQJ is maintained
constant by means of CCQJ, where the J subscript makes
FIG. 3. N-input op amp based voltage adders with offset compensation: sad
Noninverting configuration, sbd Inverting configuration.
FIG. 4. Proposed schematic to remove input voltage offset for each signal
channel.
loaded 22 Oct 2010 to 158.109.7.122. Redistribution subject to AIP licereference to the FQP quadrant number. Connecting the trim
circuit to an adder input and tuning the variable resistor, the
input voltage offset can be nullified. Obviously, the maxi-
mum compensation range of input offset voltage depends on
the configuration gain of the adder sinput adder resistance
Rin,kd and chosen values for VREF. The main characteristics
for VREF must be low noise generation, low thermal drift, and
adjustable voltage value.
The output offset voltage due to op amp nonidealities
can be easily compensated with the suitable selection of the
op amp. Basically, these nonidealities correspond to internal
op amp differential-pair mismatching, operational biasing
current, and thermal drift effects. The first contribution to
output offset voltage is avoided with an internal compensa-
tion mechanism. The second one can be cancelled by means
of a suitable selection of the resistance RS that, for the chosen
adder configuration, must verify the following relation:8
RS = SRF−1 + o
j=1
N
Rin,k
−1 D−1. s9d
Depending on the selected op amp, thermal drift effects can
be also neglected. Therefore, the selected op amp must show:
internal mechanism for voltage offset compensation, low
thermal drift, low noise level, and high bandwidth shigher
than 1.4 MHzd.
V. CIRCUIT IMPLEMENTATION
In the first stage, the analog adders have been imple-
mented using AD797 op amps,9 satisfying all the above
stated conditions: BW@−0.1 dB=2.4 MHz, VNoise=1.8 nV/
˛Hz, internal offset adjustment and low thermal drift
s1 mV/ °Cd. The desired gain has been configured using high
precision resistances s0.1% toleranced, thus assuring a good
accuracy in its implementation. In order to cancel the input
voltage offset, additional adder inputs are used as explained
above. All the values of the components shown in Fig. 3sad
are summarized in Fig. 5. For this stage, an amplification
value sAv0,1d of 10 has been taken, as explained further on.
Figure 6 shows the implemented circuit for removing the
input offset voltage. In this circuit, ±5 V AD586 high preci-
sion voltage reference10 has been chosen. The AD586 allows
the adjustment of the voltage reference value by means of the
variable resistors RT+ and RT−. Moreover, these elements in-
troduce low noise to the established voltage reference, which
can be shrunk connecting a 1 mF capacitor between the noise
FIG. 5. Implemented adder with two input signals and the corresponding
nulling offset voltages.reduction pin sNRd and the ground pin sGndd of the selected
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Downvoltage reference. As a consequence, only 160 mVp–p volt-
age noise level is achieved. For this design, it is possible to
remove input voltage offsets in the range of ±5 mV tuning
the variable resistors RCQ1, RCQ2, RCQ3, and RCQ4.
For the second stage, an AD734 four quadrants multi-
plier and AD512 dual op amp11 has been selected, as shown
in Fig. 7sad. The first IC implements the dividend sum and
also performs the whole division. With the AD512, a tunable
gain sthanks to the 100 KV variable resistord is introduced
and low current level between AD734 two inputs is kept. As
FIG. 6. Circuit schematic showing the input offset voltage nulling stage.
FIG. 7. sad Schematic of the designed divisor to calculate Vout,y. sbd Nominal
frequency response of the divisor gain depending on denominator value
Vout,P.
loaded 22 Oct 2010 to 158.109.7.122. Redistribution subject to AIP liceFig. 7sbd shows, the AD734 bandwidth depends on denomi-
nator value. In order to achieve a bandwidth higher than
1.4 MHz, 1 V denominator working value and 20 dB volt-
age gain are required sAv0,2=10d, as observed in the curve II
of Fig. 7sbd. Hence, for the nominal working radiation power
s2 mWd, the mentioned denominator condition can also be
satisfied for a first stage gain of 20 dBsAv0,1=10d.
This circuit has been developed in a standard PCB-
board, employing low noise techniques such as ground
planes to shield the signal channels, design considerations
for the maximum layout symmetry, and peripheral distribu-
tion of the supply lines. Furthermore, EMI reduction tech-
niques have also been followed. All the elements have been
supplied at 15 V supply bus sVSSd. To take full advantage of
the wide bandwidth and dynamic range capabilities required
in this application, multiple bypassing have been performed
by means of tantalum and ceramic capacitors connected in
parallel. For the bypass of input supply bus, 4.7 mF tantalum
and 0.1 mF ceramic capacitors are used. By contrast, 0.1 mF
tantalum and 0.1 mF ceramic ones are employed for each IC.
VI. EXPERIMENTAL RESULTS
A. Processing circuit performances and features
From the obtained performances point of view, in the
case of Vout,x and Vout,y signals, a BW@-0.1 dB of 2 MHz and a
noise level of 14 mV rms for a 2 mW of incident radiation
power sVout,p=1.6 Vd has been achieved. Concerning Vout,P
signal, a BW@-0.1 dB of 2.4 MHz and a noise level of
3.5 mV rms have also been measured. On the other hand, k8
has also been extracted from Fig. 8sad. Figure 8sad shows the
experimental static characterization of the system response,
where the Vout,y signal versus the relative displacement nor-
malized to the spot radius sWd is plotted. The obtained slope
in the linear response region is k8=10.1±0.1 V. The rela-
tionship between P and Vout,P has been experimentally deter-
mined, as shown in Fig. 8sbd. Notice that in Fig. 8sbd the
absolute value of Vout,P is plotted. From the linear fit, the
obtained proportionality factor s806310−3 V/mWd agrees
with the theoretical value calculated form Eq. s6d, which cor-
responds to 804310−3 V/mW.
As an application example, Vout,x and Vout,y signals have
been obtained when an IIR-LD measurement in the drift re-
gion of a 600 V PT-IGBT is performed. The device has been
soldered on an insulated metal substrate sIMSd and has been
biased with a single current pulse sICd during a 50 ms con-
duction time reaching a current level of 10 A. For these ex-
perimental conditions, the device backside temperature is
maintained constant. In addition, the incident radiation
power on the FQP is less than the 7% of the nominal value
described above, to show the system functionality in such
conditions with a very unfavorable SNR. In Fig. 9, IC, Vout,y,
and Vout,x waveforms are plotted. As observed, IC grows up
showing a 3 ms risetime approximately. This induces a Vout,y
increase, due to free-carrier concentration and temperature
gradients s„yC , „yTd originated inside the device.3 Notice
that the designed circuit determines the beam deflection with
a good time resolution and low noise levels. On the contrary,
Vout,x is almost unchanged s0.2 Vd. This is a direct conse-
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Downquence of the experimental conditions, the IIR-LD set-up
geometry, and the internal device physical behavior,3 which
force the main contribution of heat flow in the vertical direc-
tion. During the conduction time, Vout,y reaches its highest
value s1.1 Vd due to self-heating. Once the device is turned
off, Vout,y and Vout,x return to zero as a consequence of the
cooling effect sconduction and convectiond.
B. Detection system noise experimental analysis
In the FQP, two current noise sources can be identified.
They are physically originated by random fluctuations in the
FIG. 8. sad Experimental characterization of the static system response,
corresponding to Vout,y vs spot relative displacement to FQP center normal-
ized to beam radius W. sbd Experimental determination of the proportional-
ity factor which relates P with Vout,P showing its fitting parameters.
FIG. 9. Postprocessing circuit output waveforms and excitation current for a
biased power device s600 V PT-IGBTd, studied using an IIR-LD equipment.
loaded 22 Oct 2010 to 158.109.7.122. Redistribution subject to AIP licenumber of charge carriers during its motion sshot noised and
their thermal agitation sJohnson or thermal noised. The con-
tributions to shot noise are the current flowing in the FQP
when there is no incident radiation and a reverse bias voltage
is applied sleakage current or dark currentd, and the photoge-
nerated current IJ.12 Although the dominating noise source
usually is Johnson noise in an unbiased FQP, the IJ compo-
nent of the shot noise takes a higher contribution due to the
high power radiation value s2 mWd used in this work. The
preamplifier input noise sources are, aside from FQP shot
noise, the Johnson noise related with the used resistors and
the resulting from op amp operation, i.e., an input noise cur-
rent and an input noise voltage.12
Experimentally, it has been determined which of both,
FQP or preamplifier, have the major contribution to the total
voltage noise at the preamplifier output. The test consists in
changing, from 0 to 2 mW, the power radiation of the laser
spot located at the FQP centre and checking if any variation
on the voltage noise is induced at the preamplifier output. As
a result, the voltage noise has been unchanged, implying that
the preamplifier noise sources fix the output voltage noise.
Under such experimental conditions, a SNR value of 45.3 dB
is measured when each FQP quadrant receives a 0.5 mW
radiation power.
For the processing circuit case, the contribution to the
noise level at the first stage output is related to the resistors
sJohnson noised and the used op amp sAD797d. The SNR at
its first stage output is also measured for a 2 mW laser spot
centered on the FQP. In this case, a measured SNR value of
51.1 dB is found at the output of the two input adders sin-
volved in Vout,y and Vout,x determinationd, whereas, a 54.7 dB
is obtained at the output of the four input adder sVout,P out-
putd. Both values are higher than the measured at the pre-
amplifier output due to the performed operation in each
adder. Notice that, in this stage, the noise level introduced to
the signal noise is not as important as to degrade drastically
the SNR. At the second stage, the signal noise is mainly
produced by the AD734. The description of AD734 noise
sources is not as simple as in the other cases, since this IC
performs a nonlinear operation. Its main limiting features are
its static error and its total output noise density. The first one
provides the AD734 accuracy when it performs the opera-
tions shown in Fig. 2. This limitation is due to the combina-
tion of scaling voltage sdenominator voltage variationsd, in-
ternal offsets, and nonlinear effects during AD734 operation.
This IC establishes the total signal noise at the processing
circuit output s14 mV rms, as previously shownd.
C. Achieved resolution in position sensing
The PSD theoretical resolution in position sspositiond is
provided by the SNR at each preamplifier output sSNRampd,
according to the following equation:5
sposition =
p
16
f
SNRamp
. s10d
This expression is inferred for a uniform circular spot f,
being valid for short spot displacements on the PSD center.
For a 2 mW incident radiation power and f=1 mm, a
45.3 dB SNRamp value is measured at each preamplifier out-
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Downput which provides a theoretical resolution of 1.1 mm.
The achieved resolution with the developed system can-
not be evaluated using Eq. s10d, since, when the spot is lo-
cated at the FQP center, both position signals and its corre-
sponding SNR values are null giving an infinite sposition.
Subsequently, an alternative expression for calculating the
obtained resolution from the achieved uncertainty in the po-
sition sensing sDy and Dxd is proposed. Dy and Dx may be
derived from s4d and s5d assuming that the main measure-
ment error is the electronic noise in both processing circuit
outputs, as expresses the following equations:
Dy = ˛2 sf − gd
2
Vnoise,y
k8
, s11d
Dx = ˛2 sf − gd
2
Vnoise,x
k8
, s12d
where Vnoise,y and Vnoise,x represent the measured rms noise
values at both position outputs Vout,y and Vout,x, respectively.
Once the spot is centered at the FQP, the resolution would be
twice the uncertainty value si.e., sy =2Dy and sx=2Dxd, be-
cause this establishes the upper and lower limits where two
or more position signals may be distinguished between them.
loaded 22 Oct 2010 to 158.109.7.122. Redistribution subject to AIP liceIn the present work, a 1.9 mm resolution in position sensing
is obtained for f=1 mm and g=37 mm.
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